Abstract⎯This paper presents a novel dual-mode step-up (boost) DC/DC converter. Pulse-frequency modulation (PFM) is used to improve the efficiency at light load. This converter can operate between pulse-width modulation (PWM) and pulse-frequency modulation. The converter will operate in PFM mode at light load and in PWM mode at heavy load. The maximum conversion efficiency of this converter is 96%. The conversion efficiency is greatly improved when load current is below 100 mA. Additionally, a soft-start circuit and a variable-sawtooth frequency circuit are proposed in this paper. The former is used to avoid the large switching current at the start up of the converter and the latter is utilized to reduce the EMI of the converter.
Introduction
Recently, as the market for portable multimedia devices, such as PDAs, MP3 players, and cellular phones has grown, the demand for power management circuits, which generates various supply voltages from a battery for high efficiency and low power consumption of the system, has increased. The DC-DC boost converter can step the output voltage up higher than the input. In many portable communication devices, load conditions usually change drastically, such as when the device is operated from standby mode to operational mode. Improving the light-load (stand-by mode) efficiency of these power management ICs is important for extending battery life since these devices operate in this mode for most of the W.-R. Liou, P.-H. Chen, and M. L. Z. Rosales are with the Graduate Institute of Electrical Engineering, National Taipei University, San Shia, Taipei, 23741, Taiwan, China (e-mail: wrliou@mail.ntpu.edu.tw, marynelle. rosales@gmail.com).
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time. A high efficiency DC-DC converter with a wide operating current range becomes crucial for these devices. Pulse-width modulation (PWM) control and pulsefrequency modulation (PFM) control schemes are widely used in high conversion efficiency switch-mode power converters. Fixed-frequency PWM converters utilize the current through the inductor to modify the pulse width. They suffer from lower conversion efficiency when driving light loads [1] . This is because the gate-drive loses consumed power when charging and discharging the gate capacitances of the power transistors [2] . The lower quiescent current consumption of PFM mode offers a better standby-mode performance compared to the converter operating in PWM mode. On the other hand, PFM mode makes use of the inductor current to modify the oscillation frequency. The conduction losses induced by the load current become the dominant power losses in high load. Therefore, the conversion efficiency of PFM is limited in high load, since the switching frequency will dramatically be increased [3] . PWM control has lower conversion efficiency in light load, while PFM control has lower conversion efficiency in high load. In a dual-mode converter, the circuit can operate in either mode. Theoretically, combining both controls on a single converter chip can increase its conversion efficiency over a wider operating current range.
The converter operation also includes a soft-start function, which avoids over-current damage, by suppressing the starting current. Instead of a constant on-time control found in most PFM converters, the converter's on time is adaptively adjusted with the supply voltage to achieve an accurate ripple voltage. It detects the inductance current via the counter to judge the load condition. In light-load PFM mode, the converter turns both the sawtooth wave generator and inductance current detector off. With this arrangement the control circuit can reduce dynamic switching and improve the conversion efficiency. Additionally, the converter can operate with a low quiescent current.
Converter Structure
In this paper, a novel high efficiency dual-mode step-up DC-DC converter is designed. The structure of the boost converter is shown in Fig. 1 . It has two stages: a power stage and a control stage. The power stage transfers energy from the supply to boost up the output voltage at different output current values. It consists of a power MOS switch, a diode, an inductor, and an output filtering capacitor. The control stage is used to control the on/off duration of the switch to regulate the output voltage. It includes a PWM/PFM control circuit.
The PWM scheme consists of an error amplifier, a current-controlled oscillator, a hysteretic comparator, and some logic. The PFM scheme consists of a hysteretic comparator, a current-sensing circuit, and a current-limiting circuit. The current-limiting circuit can restrict the switching current that flows through the power MOS transistor and the inductor. 
PWM Scheme
The PWM modulator circuit is shown in Fig. 2 . The negative input terminal of the error amplifier (OPA) is connected to the feedback (FB) of the output voltage and the positive input terminal is connected to a reference voltage. The output of the error amplifier is connected to the positive input terminal of the comparator while the current-controlled oscillator is connected to the negative terminal. The pulse width is, therefore, modulated by the error signal. 
PFM Scheme
The PFM modulator circuit is shown in Fig. 3 . The feedback signal is connected to a hysteretic comparator. With the design of the hysteretic comparator, the feedback signal will be limited between V H and V L . We can change the switching frequency by adjusting the values of V H and V L . Both are determined by the comparator. The modulated PFM signal will then control the on and off duration of the power MOS to stabilize the output voltage. An important concern, however, is the large current generated during switching could possibly damage the power MOS. 
Soft-Start Circuit
The proposed soft-start is shown in Fig. 4 . It consists of two stages of operation. During the initial stage, the gate of the power MOS is connected to the 'Off' signal so it is disabled. The inductor current then flows to the load. The circuit will not enter the second stage until the output voltage reaches the required voltage. Once the output voltage requirement meets the circuit enters the second stage and the soft start signal is connected to the gate of the power MOS. The soft start signal is a pulse wave with a gradually increasing duty ratio. The output voltage is boosted up due to the soft start signal. In this design, the proposed soft-start circuit will limit the switching current not to exceed 400 mA. 
Current-Sensing and Current-Limiting Circuits
Many different current sensing methods have been developed. Some of them require accurate and expensive resistors, complicated and high power-consuming circuits and special processes such as BiCMOS. In this section, the current sensing circuit based on an error-amplifier current mirror is presented [4] , [5] .
The proposed current sensing circuit for the boost converter is shown in Fig. 5 . MN1 is a power transistor and MN2 is a sensing transistor. The size ratio of MN1 to MN2 is K=1000 in this design so their drain-current ratio is 1000 when their drain-source voltages match. To implement the current sensor, a high-gain low-offset-voltage error amplifier, switches MS1-MS3, and a current mirror MR1-MR2 are needed [6] , [7] . During the ON period, MN1 is fully turned on by setting V Q to high. MN1 and MS1 are turned on simultaneously, while MS2 and MS3 are turned off. If MS1 is large, the voltage drop across its drain and source (V DS of MS1) becomes negligible and V DS of MN1 and MN2 are approximately equal. Therefore, the drain current of MN2 is I N1 /K (K is the size ratio of MN1 and MN2). There is a tiny bias current I 1 going into MN1, but I N1 ≈ I L in this period as I 1 is very small. The sensed current is reproduced by the current mirror formed by MR1 and MR2 [8] . During the OFF period, MN1, MN2, and MS1 are turned off. The entire current-sensing circuit is completely disconnected from the power stage. Switches MS2 and MS3 are turned on and their drain currents are now defined by the tiny bias current, and thus I sen = I 1 .
The current I sen is transformed to V sen by the sensing resistor R sen . Then V sen is compared with a reference voltage. Once the inductor current reaches the critical value, the current-limiting circuit will turn off the power MOS. So the switching current will be within the secure region. And the IC will operate in a safe way. The proposed current-limiting PFM modulator circuit is shown in Fig. 6 . 
Variable-Sawtooth Frequency
The PWM scheme is usually used as a sawtooth oscillator to generate switching signal. In this setup, the variable frequency technique is used to alleviate the EMI problem [9] , [10] . Here, a modulating signal was added to spread out the sawtooth frequency. An example of this scheme is presented in Fig. 7 . In this paper, the sinusoidal modulating waveform has a frequency of 23 kHz. 
Simulation Results
The dual-mode DC-DC boost converter has been implemented with a standard 0.35-μm CMOS process at TSMC. The output ripple of the PWM control is shown in Fig. 8 . The output ripple is about 2.8 mV when the load current is 125 mA. The steady state inductor current during PWM control is also presented in Fig. 9 . Fig. 8 . The output ripple under PWM control. Fig. 9 . The inductor current under PWM control.
The output ripple of the PFM control is shown in Fig.  10 . The output ripple is about 48 mV when the load current is 50 mA. The steady state inductor current during PFM control is also presented in Fig. 11 .
The spectrums for the 600 kHz switching frequency without and with using spread spectrum technique are shown in Fig. 12 and Fig. 13 , respectively. The fundamental spectrum of the switching frequency is reduced by 6 dB. The second and third harmonics are both reduced by 8 dB.
The output ripple with sawtooth frequency spread working increases to 32 mV. This output ripple is shown in Fig. 14 .
The steady state inductor current has been limited below 400 mA. This proves that the proposed currentlimiting circuit works accurately. The efficiency of the proposed dual-mode step-up DC/DC converter at different load current is shown in Fig.  15 . As seen on the graph, the efficiency at light load is greatly improved by the proposed pulse-frequency modulation. A 15 % improvement of conversion efficiency is gained when load current is 10 mA. Its micrographic IC layout is shown in Fig. 16. 
Conclusions
A dual-mode step-up DC/DC converter with current-limiting technology is proposed in this paper. We can see that the efficiency at light load is enormously improved by the dual-mode operation. With the proposed circuit, the switching current has been limited to below 400 mA in this design. Also, a novel soft-start circuit has been implemented in this design. Finally, through the use of frequency spread spectrum, electromagnetic interference has been lessened as the spectrum of fundamental frequency is reduced by 6 dB. Table 1 shows the total performance summary. 
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